

Sample Chapters 1, 4, and 7 from

CMOS VLSI Design

A Circuits and Systems Perspective

Third Edition

Neil H. E. Weste


*Macquarie University and
The University of Adelaide*

David Harris

Harvey Mudd College



Boston San Francisco New York
London Toronto Sydney Tokyo Singapore Madrid
Mexico City Munich Paris Cape Town Hong Kong Montreal



Access the latest information about Addison-Wesley titles from our World Wide Web site: <http://aw-bc.com/computing>

Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and Addison-Wesley was aware of a trademark claim, the designations have been printed in initial caps or all caps.

The programs and applications presented in this book have been included for their instructional value. They have been tested with care, but are not guaranteed for any particular purpose. The publisher does not offer any warranties or representations, nor does it accept any liabilities with respect to the programs or applications.

Copyright © 2005 by Pearson Education, Inc.

ISBN: 0-321-27329-X

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

1 2 3 4 5 6 7 8 9 10-CRS-060504





Contents

(For more information, including a complete Table of Contents, log on to <http://aw-bc.com/info/weste>)

CHAPTER 1 Introduction

1.1	A Brief History	1
1.2	Book Summary	5
1.3	MOS Transistors	7
1.4	CMOS Logic	10
1.4.1	The Inverter	10
1.4.2	The NAND Gate	10
1.4.3	Combinational Logic	11
1.4.4	The NOR Gate	12
1.4.5	Compound Gates	13
1.4.6	Pass Transistors and Transmission Gate	14
1.4.7	Transmission Gates and Tristates	17
1.4.8	Multiplexers	18
1.4.9	Latches and Flip-flops	20
1.5	CMOS Fabrication and Layout	23
1.5.1	Inverter Cross-section	23
1.5.2	Fabrication Process	24
1.5.3	Layout Design Rules	28
1.5.4	Gate Layout	32
1.5.5	Stick Diagrams	33
1.6	Design Partitioning	35
1.7	Example: A Simple MIPS Microprocessor	39
1.7.1	MIPS Architecture	39
1.7.2	Multicycle MIPS Microarchitecture	42
1.8	Logic Design	46
1.8.1	Top-level Interface	46
1.8.2	Block Diagram	47
1.8.3	Hierarchy	47
1.8.4	Hardware Description Languages	48
1.9	Circuit Design	49





- 1.10 Physical Design**52
 - 1.10.1 Floorplanning 52
 - 1.10.2 Standard Cells 55
 - 1.10.3 Snap-together Cells 55
 - 1.10.4 Slice Plans 59
 - 1.10.5 Area Estimation 59
- 1.11 Design Verification**60
- 1.12 Fabrication, Packaging, and Testing**61
- Summary 63
- Exercises 63

CHAPTER 4 Circuit Characterization and Performance Estimation

- 4.1 Introduction**67
- 4.2 Delay Estimation**68
 - 4.2.1 RC Delay Models 69
 - 4.2.2 Linear Delay Model 75
 - 4.2.3 Logical Effort 76
 - 4.2.4 Parasitic Delay 77
 - 4.2.5 Limitations to the Linear Delay Model 79
- 4.3 Logical Effort and Transistor Sizing**83
 - 4.3.1 Delay in a Logic Gate 83
 - 4.3.2 Delay in Multistage Logic Networks 84
 - 4.3.3 Choosing the Best Number of Stages 88
 - 4.3.4 Example 91
 - 4.3.5 Summary and Observations 93
 - 4.3.6 Limitations of Logical Effort 95
 - 4.3.7 Extracting Logical Effort from Datasheets 95
- 4.4 Power Dissipation**96
 - 4.4.1 Static Dissipation 98
 - 4.4.2 Dynamic Dissipation 100
 - 4.4.3 Low-power Design 101
- 4.5 Interconnect**106
 - 4.5.1 Resistance 108
 - 4.5.2 Capacitance 110
 - 4.5.3 Delay 115
 - 4.5.4 Crosstalk 117
 - 4.5.5 Inductance 120
 - 4.5.6 Temperature Dependence 126
 - 4.5.7 An Aside on Effective Resistance and Elmore Delay 126



- 4.6 Wire Engineering 129**
 - 4.6.1 Width and Spacing 129
 - 4.6.2 Layer Selection 129
 - 4.6.3 Shielding 131
 - 4.6.4 Repeaters 131
 - 4.6.5 Implications for Logical Effort 137
 - 4.6.6 Crosstalk Control 137
 - 4.6.7 Low-swing Signaling 139
- 4.7 Design Margin 141**
 - 4.7.1 Supply Voltage 142
 - 4.7.2 Temperature 142
 - 4.7.3 Process Variation 143
 - 4.7.4 Design Corners 143
 - 4.7.5 Matching 145
 - 4.7.6 Delay Tracking 147
- 4.8 Reliability 149**
 - 4.8.1 Reliability Terminology 149
 - 4.8.2 Electromigration 150
 - 4.8.3 Self-heating 151
 - 4.8.4 Hot Carriers 151
 - 4.8.5 Latchup 152
 - 4.8.6 Overvoltage Failure 154
 - 4.8.7 Soft Errors 155
- 4.9 Scaling 155**
 - 4.9.1 Transistor Scaling 156
 - 4.9.2 Interconnect Scaling 159
 - 4.9.3 International Technology Roadmap for Semiconductors 161
 - 4.9.4 Impacts on Design 162
- 4.10 Pitfalls and Fallacies 168**
- 4.11 Historical Perspective 169**
- Summary 174
- Exercises 176

CHAPTER 7 Sequential Circuit Design

- 7.1 Introduction 183**
- 7.2 Sequencing Static Circuits 184**
 - 7.2.1 Sequencing Methods 185
 - 7.2.2 Max-delay Constraints 188
 - 7.2.3 Min-delay Constraints 192
 - 7.2.4 Time Borrowing 196
 - 7.2.5 Clock Skew 199



7.3	Circuit Design of Latches and Flip-flops	.202
7.3.1	Conventional CMOS Latches	202
7.3.2	Conventional CMOS Flip-flops	205
7.3.3	Pulsed Latches	207
7.3.4	Resettable Latches and Flip-flops	208
7.3.5	Enabled Latches and Flip-flops	210
7.3.6	Incorporating Logic into Latches	210
7.3.7	Klass Semidynamic Flip-flop (SDFF)	211
7.3.8	Differential Flip-flops	212
7.3.9	True Single-phase-clock (TSPC) Latches and Flip-flops	214
7.4	Static Sequencing Element Methodology	.214
7.4.1	Choice of Elements	215
7.4.2	Low-power Sequential Design	217
7.4.3	Two-phase Timing Types	218
7.4.4	Characterizing Sequencing Element Delays	222
7.5	Sequencing Dynamic Circuits	.226
7.5.1	Traditional Domino Circuits	227
7.5.2	Skew-tolerant Domino Circuits	228
7.5.3	Unfooted Domino Gate Timing	238
7.5.4	Nonmonotonic Techniques	241
7.5.5	Static-to-domino Interface	249
7.5.6	Delayed Keepers	253
7.6	Synchronizers	.253
7.6.1	Metastability	254
7.6.2	A Simple Synchronizer	258
7.6.3	Communicating Between Asynchronous Clock Domains	260
7.6.4	Common Synchronizer Mistakes	261
7.6.5	Arbiters	263
7.6.6	Degrees of Synchrony	264
7.7	Wave Pipelining	.264
7.8	Pitfalls and Fallacies	.267
7.9	Case Study: Pentium 4 and Itanium 2 Sequencing Methodologies	.268
7.9.1	Pentium 4 Sequencing	270
7.9.2	Itanium 2 Sequencing	270
	Summary	273
	Exercises	275

